

Hardware Open Systems Technology (HOST)

HARDWARE OPEN SYSTEMS TECHNOLOGIES

Charles "Patrick" Collier NAVAIR PMA209


HOST – A Key Pillar of NAVAIR's Open Architecture Approach





Key Goals






"Provides a framework for developing embedded computing systems for U.S. military platforms. HOST provides U.S. Government Acquisition, System Integrators, and Third Party HOST Component Vendors with an open, interoperable, upgradeable, and sustainable embedded system standard."

> NAVAIR Public Release 2016-231 Distribution Statement A – "Approved for public release; distribution is unlimited"

HOST Development Overview






NAVAIR Public Release 2016-19 Distribution Statement A – "Approved for public release; distribution is unlimited"

HOST Benefits







TIER I: CORE TENETS (Single Document)

Preserve HOST "openness" by establishing universal requirements that apply to all HOST components regardless of core technology

TIER II: CORE TECHNOLOGIES (Document for each core technology chosen)

Define platform agnostic technical requirements for core technologies (Examples are OpenVPX, PC104, and VME)

TIER III: COMPONENT SPECIFICATIONS (Many Documents)

These are component level documents that will guide H/W development to facilitate modular components, Tier III reuse, and upgradeability

Tier 1 HOST Components



- HOST Components
 - Enclosures, Transmission Components, External Interfaces and Modules





Figure 4-2 – Example HOST Component Categories

Tier 1 HOST-Management (HOST-MGMT)





Autonomous subsystem that provides application independent hardware management and monitoring capabilities


Logical control elements for HOST-MGMT representation Managers (chassis-level) and Participants (module-level)

Manager/Participants Protocol (MPP) defines standardized means of data exchange

NAVAIR Public Release 2016-231 Distribution Statement A – "Approved for public release; distribution is unlimited"

Tier 2 Payload Modules






SLT6-PAY-4F1Q2U2T-HOST

T2-PER-0045: Payload Modules may implement 10GBASE-KR on the Control Plane UTPs.

Tier 2 Switch Modules





Tier 2 Payload Modules







Figure 5-2 – HOST Payload Slot Profile, SLT3-PAY-2F2U-HOST

Profile Name	Data Plane 2 FP		Control Plane 2 UTPs	
	DP01	DP02	CPutp01	CPutp02
MOD3- 2F2U-HOST	PCIe per ANSI/VITA 65-2010 Section 5.3		1000BASE-KX or BX per ANSI/VITA 46.6	

T2-PER-0045: Payload Modules may implement 10GBASE-KR on the Control Plane UTPs.

Tier 2 Switch Modules







Tier 2 Payload Modules



- Mezzanine Mapping
 - HOST calls out specific ANSI/VITA 46.9 I/O mapping for Payload Modules that have Mezzanine sites.
 - 46.9 calls out ways for Plug-In Modules to route I/O from their Mezzanine Sites to the backplane connector(i.e RT 2-R) wafers.





NAVAIR Public Release 2016-225, NAVAIR Public Release 2016-246 Distribution Statement A – "Approved for public release; distribution is unlimited"

Questions



